



JPW/3

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicants: Joon-Hoo Choi et al. Examiner: Wang, George Y.  
Serial No.: 10/083,261 Group Art Unit: 2871  
Filed: February 25, 2002 Docket: 8071-12 (OPP 011059 US)  
For: **THIN FILM TRANSISTOR ARRAY SUBSTRATE USING  
LOW DIELECTRIC INSULATING LAYER AND METHOD  
OF FABRICATING THE SAME**

**Mail Stop Issue Fee**  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**REQUEST TO PLACE REFERENCES IN FILE**

Sir:

Prosecution of the above application was closed by the Notice of Allowance mailed on January 26, 2006. Applicant submits herewith the following references to be placed in the application file.

WIPO No.: WO 00/75979 A1  
Published: 14 December 2000

**AND**

WIPO No.: WO 01/61737 A1  
Published: 23 August 2001

---

**CERTIFICATE OF MAILING 37 C.F.R. §1.8(a)**

I hereby certify that this correspondence (and any document referred to as being attached or enclosed) is being deposited with the United States Postal Service as first class mail, postage paid in an envelope addressed to: Mail Stop Issue Fee, Commissioner for Patents, PO Box 1450, Alexandria VA 22313-1450 on **March 1, 2006**.

Dated: 3/1/06


  
Frank Chau

The above-references were cited in a foreign patent office in a counterpart foreign application more than 3 months prior to the filing of this statement.

Placement of the above-references in this application file is respectfully requested.

Respectfully submitted,

By:

  
Frank Chau  
Reg. No. 34,136  
Attorney for Applicant

**Mailing Address:**

**F. Chau & Associates, LLC**  
**130 Woodbury Road**  
**Woodbury NY 11797**  
**(516) 692-8888**  
**(516) 692-8889 (FAX)**